Difference: NewTriggerBusToDo (1 vs. 8)

Revision 8
22 Dec 2008 - Main.JanMichel
Line: 1 to 1
Changed:
<
<
META TOPICPARENT name="NewTriggerBus"
>
>
META TOPICPARENT name="NewTriggerBusConcept"
  Not the official milestones, but some pragmatic steps:

Simulations

Revision 7
25 Oct 2007 - Main.JanMichel
Line: 1 to 1
 
META TOPICPARENT name="NewTriggerBus"
Not the official milestones, but some pragmatic steps:
Line: 16 to 16
  -- JanMichel - 07 May 2007

16 Bit

Changed:
<
<
16.10.2007: 16 bit version of the network almost finished, some optimizations are not done yet. Some first tests of the new entities in hardware have been done. -- JanMichel - 16 Oct 2007
>
>
16.10.2007: 16 bit version of the network almost finished. A first test of the new entities in hardware has been done. A sample transfer on a 8Bit LVDS cable with trb_net16:

A sample transfer on a 8Bit LVDS cable with trb_net16

-- JanMichel - 25 Oct 2007
 

Tests on the optical link and TLK1501

Line: 48 to 50
 
META FILEATTACHMENT attr="h" comment="loopback" date="1139923344" name="loopback.jpg" path="loopback.jpg" size="27362" user="IngoFroehlich" version="1.1"
META FILEATTACHMENT attr="h" comment="lvds chain" date="1172853270" name="lvds_chain.jpg" path="lvds_chain.jpg" size="254340" user="IngoFroehlich" version="1.1"
META FILEATTACHMENT attr="h" comment="trbnet test in hardware" date="1178547452" name="trb_hardware_test.png" path="trb_hardware_test.png" size="65981" user="JanMichel" version="1.1"
Added:
>
>
META FILEATTACHMENT attr="h" comment="A sample transfer on a 8Bit LVDS cable with trb_net16" date="1193323202" name="16bittransfer.PNG" path="16bittransfer.PNG" size="19660" user="JanMichel" version="1.1"
Revision 6
16 Oct 2007 - Main.JanMichel
Line: 1 to 1
 
META TOPICPARENT name="NewTriggerBus"
Not the official milestones, but some pragmatic steps:
Changed:
<
<

Simulations

>
>

Simulations

 

VHDL simulation done by Ingo. First important step is to have a running chain with 2 dummy APLs sending, the complete IOBUFs in between, and the lvds link written by Jan Michel. Simulation seems to be OK (2.3.2007): LVDS is running with 25MHz (slow interface)

* lvds chain:
lvds chain
Added:
>
>
-- IngoFroehlich - 14 Feb 2006
 
Changed:
<
<

Tests with hardware

>
>

Tests with hardware

  07.05.2007: The communication between the acromag and the TRB test board is running stable now. The acromag contains a simple APL that sends data (it counts from 0 to 5) to the TRB which acknowledges and answers each transfer. Both FPGA are running at 100 MHz while the LVDS transfer has a clock of 25 MHz. trb hardware test
Added:
>
>
-- JanMichel - 07 May 2007
 
Added:
>
>

16 Bit

16.10.2007: 16 bit version of the network almost finished, some optimizations are not done yet. Some first tests of the new entities in hardware have been done. -- JanMichel - 16 Oct 2007
 
Changed:
<
<

Tests on the optical link and TLK1501

>
>

Tests on the optical link and TLK1501

 

  • Done by M. Palka
Changed:
<
<

Loopback test on the AcromagModule

>
>

Loopback test on the AcromagModule

 

  • Get first communication with the acromag design running
  • Make a hub base design
Line: 34 to 39
  In this sense, it is a TRB-Net-Hub
Changed:
<
<
-- IngoFroehlich - 14 Feb 2006
>
>
 

Revision 5
07 May 2007 - Main.JanMichel
Line: 1 to 1
 
META TOPICPARENT name="NewTriggerBus"
Not the official milestones, but some pragmatic steps:
Line: 9 to 9
  * lvds chain:
lvds chain
Added:
>
>

Tests with hardware

07.05.2007: The communication between the acromag and the TRB test board is running stable now. The acromag contains a simple APL that sends data (it counts from 0 to 5) to the TRB which acknowledges and answers each transfer. Both FPGA are running at 100 MHz while the LVDS transfer has a clock of 25 MHz. trb hardware test
 

Tests on the optical link and TLK1501

Line: 39 to 42
 

META FILEATTACHMENT attr="h" comment="loopback" date="1139923344" name="loopback.jpg" path="loopback.jpg" size="27362" user="IngoFroehlich" version="1.1"
META FILEATTACHMENT attr="h" comment="lvds chain" date="1172853270" name="lvds_chain.jpg" path="lvds_chain.jpg" size="254340" user="IngoFroehlich" version="1.1"
Added:
>
>
META FILEATTACHMENT attr="h" comment="trbnet test in hardware" date="1178547452" name="trb_hardware_test.png" path="trb_hardware_test.png" size="65981" user="JanMichel" version="1.1"
Revision 4
02 Mar 2007 - Main.IngoFroehlich
Line: 1 to 1
 
META TOPICPARENT name="NewTriggerBus"
Not the official milestones, but some pragmatic steps:
Added:
>
>

Simulations

VHDL simulation done by Ingo. First important step is to have a running chain with 2 dummy APLs sending, the complete IOBUFs in between, and the lvds link written by Jan Michel. Simulation seems to be OK (2.3.2007): LVDS is running with 25MHz (slow interface)

* lvds chain:
lvds chain

 

Tests on the optical link and TLK1501

  • Done by M. Palka
Line: 26 to 35
 

Added:
>
>

 
META FILEATTACHMENT attr="h" comment="loopback" date="1139923344" name="loopback.jpg" path="loopback.jpg" size="27362" user="IngoFroehlich" version="1.1"
Added:
>
>
META FILEATTACHMENT attr="h" comment="lvds chain" date="1172853270" name="lvds_chain.jpg" path="lvds_chain.jpg" size="254340" user="IngoFroehlich" version="1.1"
Revision 3
14 Jun 2006 - Main.IngoFroehlich
Line: 1 to 1
 
META TOPICPARENT name="NewTriggerBus"
Not the official milestones, but some pragmatic steps:
Added:
>
>

Tests on the optical link and TLK1501

  • Done by M. Palka
 

Loopback test on the AcromagModule

  • Get first communication with the acromag design running
Line: 12 to 16
 
  • Implement software DTU
  • Make connection from DTU to software TIP
Changed:
<
<

Connetion with the TRB-test board

>
>

Connection with the TRB-test board

 

The TRB test board will have 2 optical links, one SCSI link to connect the AcromagModule and might serve as an old-to-new converter. In this sense, it is a TRB-Net-Hub
Revision 2
03 Apr 2006 - Main.IngoFroehlich
Line: 1 to 1
 
META TOPICPARENT name="NewTriggerBus"
Not the official milestones, but some pragmatic steps:
Line: 12 to 12
 
  • Implement software DTU
  • Make connection from DTU to software TIP
Added:
>
>

Connetion with the TRB-test board

The TRB test board will have 2 optical links, one SCSI link to connect the AcromagModule and might serve as an old-to-new converter. In this sense, it is a TRB-Net-Hub
 

-- IngoFroehlich - 14 Feb 2006
 
This site is powered by FoswikiCopyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding Hades Wiki? Send feedback
Imprint (in German)
Privacy Policy (in German)