You are here: Foswiki>DaqSlowControl Web>OutdatedPages>VULOM3Triggerbox>VMEAddressesForEveryGivenRegister (2008-06-25, MichaelTraxler)Edit Attach

VME addresses for every given register

This is the official source of information.

Address DescriptionSorted descending comments
54 Width value for VS  
50 Width value for TS  
4c Width value for PTI5  
48 Width value for PTI4  
44 Width value for PTI3  
40 Width value for PTI2  
3c Width value for PTI1  
a8 Width value for Beam signal  
84 Width for GT (output)  
8c Scaler reset  
d0 Scaler register VS accepted (read only)  
7c Scaler register VS (read only)  
cc Scaler register TS accepted (read only)  
78 Scaler register TS (read only)  
c8 Scaler register PTI5 accepted (read only)  
74 Scaler register PTI5 (read only)  
c4 Scaler register PTI4 accepted (read only)  
70 Scaler register PTI4 (read only)  
c0 Scaler register PTI3 accepted (read only)  
6c Scaler register PTI3 (read only)  
bc Scaler register PTI2 accepted (read only)  
68 Scaler register PTI2 (read only)  
b8 Scaler register PTI1 accepted (read only)  
64 Scaler register PTI1 (read only)  
d8 Scaler register MUX 2 (read only)  
d4 Scaler register MUX 1 (read only)  
9c Scaler register for TOF (read only)  
98 Scaler register for MDC (read only)  
b4 Scaler register Dead time (read only)  
94 Scaler channel selection for TOF and MDC  
a0 PTI5 (mux2) and TS (mux1) alternate input  
58 OR on/off  
60 MUX 2 selection  
5c MUX 1 selection  
a8 High voltage internal inhibit width  
a4 High voltage inhibit dealy  
ac High voltage external inhibit width  
90 Enable MDC/TOF branch + Width value for MCD_TOF_out  
80 Enable input  
e0 DTU error  
34 Downscale value for VS  
30 Downscale value for TS  
2c Downscale value for PTI5  
28 Downscale value for PTI4  
24 Downscale value for PTI3  
20 Downscale value for PTI2  
1c Downscale value for PTI1  
38 Downscale value for local clock  
b0 Disable TS gating  
18 Delay value for VS  
14 Delay value for TS  
10 Delay value for PTI5  
c Delay value for PTI4  
8 Delay value for PTI3  
4 Delay value for PTI2  
0 Delay value for PTI1  
a4 Delay value for Beam signal  
88 Communication bus enable (TRB + DTU)  
dc Calibration trigger disable  
offset (hex)    

-- SergeyYurevich - 11 Apr 2008
Edit  | Attach | Print version | History: r2 < r1 | Backlinks | View wiki text | Edit wiki text | More topic actions
Topic revision: r2 - 2008-06-25, MichaelTraxler
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding Foswiki Send feedback | Imprint | Privacy Policy (in German)