--
MarekPalka
- 29 May 2006
Xilinx registers
Address 0x0:
bits
7
6
5
4
3
2
1
0
-
-
-
-
-
-
TDO of jtag port
CY_config_done pin status
TDO of jtag port
Address 0x4:
bits
7
6
5
4
3
2
1
0
Xilinx release, set to 1 for Cypress control
Sharc Reset
-
Reconfig
-
TCK
TMS
TDI
- Write 0x90 to address 0x05200004 of Xilinx for Cypress control.
This topic: DaqSlowControl
>
OutdatedPages
>
MatchingUnit
>
MatchingUnitV2
>
XilinxPart
Topic revision:
2006-05-29,
MarekPalka
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding Foswiki
Send feedback
|
Imprint
|
Privacy Policy (in German)