

# Ideas for MDC readout

Which is the task?

Integrating MDC readout (motherboard) to the TRBv2 board.

Solution:


We build an addon board on TRBv2 that:

-> reads motherboard's TDC information in parallel


-> increase LVL1-rate capability

-> the processed data is transferred to TRBv2


# MDC readout nowadays



# MDC-Readout-Chain




# TRB-concept for MDC



# How the new board looks like..

- > 400 input wires
- > 10 input RS485 connectors
- > 20 transceivers (max 1W each)
- > FPGA (XC4VFX40):
  - > needed 260 I/O (to read transceivers)
  - > differential clk input supported?
  - > tot. power needed up to 10 W
- > 5 pin jtag on board for fast programming
- > 2 QTE-040-01-L-D-A-K-Y (40 pins each)
  - 9 Ghz, 2 A (per pin)
  - > 24 pins for power (fpga core and I/O) DC/DC on board
  - > 5 pins for jtag chain
  - > 40 pins communication my\_fpga and trb\_fpga (20 LVDS channel)
- > total 69 pins + 11 general purpose




# My tasks...

- Do we have enough space to connect all these wires on a small board?
- transmission protocol:
  - Hand-made bus using several lines  
->NewTriggerBus (Ingo!!)
  - single data rate transmitter (500MHz 16 bit word)?  
(xilinx application note XAPP704)
- power supply
- case + fan


# example: 1 Case + 2 fans

- aluminum case: inside the TRB and addon board.
- on one side 2 fans (1 A each 8 cm X 8 cm X 2.5 cm)



20.50 cm

TRBv1!!



2 transceivers + 2 connectors