

GSI Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de


00_LAYOUT

Design: K:\GSI\OBJ\HADES\TRBV3\TRBV3.DSN
 Modified: Wednesday, July 06, 2011
 Designer: <Designer>



Size: A3
 Page: 1 / 22
 Layouter: <Layouter>

ADO_LV[61..0] >>
 ADO_TTL[46..0] >>
 FS_PE[17..0] >>


JADDON1




+6V P1
 P2 max: 6.6 V instead
 P3 of former 5 V
 P4




JADDON2



+6V P1
 P2 max: 6.6 V instead
 P3 of former 5 V
 P4



ADDON_RESET >>
 ADDON_TO_TRB_CLK >>
 ADDON_TO_TRB_CLKb >>
 TRB_TO_ADDON_CLK >>
 TRB_TO_ADDON_CLKb >>









Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

01_ADDON_CONNECTORS

Design: K:\GSIJOB\HADES\TRBV3\TRBV3.DSN	Page: 2 / 22
Modified: Wednesday, July 06, 2011	Size: A4
Designer: <Designer>	Lavouter: <Lavouter>



MODDEF0 is grounded by module when inserted

MODDEF0 is grounded by module when inserted

MODDEF0 is grounded by module when inserted


MODDEF0 is grounded by module when inserted

GSI

Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de


02_SFP

Design: K:\GSI\JOB\HADES\TRBV3\TRBV3.DSN	Size: A3	Page: 3 / 22
Modified: Wednesday, July 06, 2011		
Designer: <Designer>	Layouder: <Layouder>	




SFP5_MOD0	10k	R374
SFP5_MOD1	10k	R376
SFP5_MOD2	10k	R378
SFP5_TX_FAULT	10k	R380
SFP5_LOS	10k	R382

MODDEF0 is grounded by module when inserted




SFP6_MOD0	10k	R375
SFP6_MOD1	10k	R377
SFP6_MOD2	10k	R379
SFP6_TX_FAULT	10k	R381
SFP6_LOS	10k	R383

MODDEF0 is grounded by module when inserted




SFP7_MOD0	10k	R386
SFP7_MOD1	10k	R388
SFP7_MOD2	10k	R390
SFP7_TX_FAULT	10k	R392
SFP7_LOS	10k	R394

MODDEF0 is grounded by module when inserted




SFP8_MOD0	10k	R387
SFP8_MOD1	10k	R389
SFP8_MOD2	10k	R391
SFP8_TX_FAULT	10k	R393
SFP8_LOS	10k	R395


MODDEF0 is grounded by module when inserted




GbE



GbE



TRBNET



TRBNET







GSI

Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

03_SFP5-8

Design: K:\GSI\OBJ\HADES\TRBV3\TRBV3.DSN
 Modified: Wednesday, July 06, 2011
 Designer: <Designer>

Size: A3
 Page: 4 / 22
 Layouter: <Layouter>





GSI

Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de

04_CLOCKING

Design: K:\GSI\OBJ\HADES\TRBV3\TRBV3.DSN
Modified: Wednesday, July 06, 2011
Designer: <Designer>

Size: A3
Page: 5 / 22
Layouter: <Layouter>



VIO=2.5V





ADD_LV1[8..0]

VIO=2.5V

ADD_TL[46..0]





FS_PE[17..0]

LVTTL



VIO=2.5V

VIO=2.5V




Gesellschaft für Schwerionenforschung mbH
 Planckstr. 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

GSI

06_FPGA5_LOGIC


Design: K:\GSI\SRM\HDES\TRBV0\TRBV0.DSN
 Modified: Wednesday, July 08, 2015
 Designer: c\Desinger

Size: A2
 Page: 7 / 22
 Layouter: c\Andreas








FPGA5H

**SERDES
BOTTOM LEFT**



SERDES Supplies



A quad to GbE SFPs


B quad to trbnet SFPs

D quad to F1 - F4 200 MHz CLOCK






C quad to F1 - F4 125 MHz CLOCK

FPGA5G

**SERDES
BOTTOM RIGHT**




SERDES Supplies



GSI Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de








07_FPGA5_SERDES



GSI
Gesellschaft für Schweißtechnik mbH
Planckstrasse 1
D-84291 Dirmastadt
GERMANY
www.gsi.de

08_FPGA5_PWR_CONFIG

JPOWERIN1



GSI
 Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

09_POWER

Design: K:\GSI\OBJ\HADEST\TRBV3\TRBV3.DSN
 Modified: Wednesday, July 06, 2011
 Designer: <Designer>

Size: A3
 Page: 10/ 22
 Layouter: <Layouter>










VIO=2.5V

SOLDER PADS SHOULD BE IN PLUGGED VIAS

LVTTL

VIO=2.5V

VIO=2.5V (or 1.8V)



Please code the FPGA number here: UFE3-150EA-8FN672C
 open == high
 0 ohm == low

Gesellschaft für Schienenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

GSI

04 FPGA-4 LOGIC

Design: K:\GSL\CHRADES\TRBV07\FBNS1
 Modified: Wednesday, July 08, 2011
 Designer: J. Desinger

Size: A2
 Page: 11 / 22
 Layout: J. Koblender









VIO=2.5V

SOLDER PADS SHOULD BE IN PLUGGED VIAS


LVTTL

VIO=2.5V

VIO=2.5V (or 1.8V)



Please code the FPGA number here: UFE3-150EA-8FN672C
 open == high
 0 ohm == low



Gesellschaft für Schienenforschung mbH
 Plankstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsl.de

GSI

04 FPGA-4 LOGIC

Design: K:\GSL\BRHADES\TRBV07\BRBV07.DSN
 Modified: Wednesday, July 08, 2015
 Designer: J.Dessinger

Size: A2
 Layer: 34.router
 Page: 12/22










VIO=2.5V

SOLDER PADS SHOULD BE IN PLUGGED VIAS

LVTTL

VIO=2.5V

VIO=2.5V (or 1.8V)



Please code the FPGA number here: UFE3-150EA-8FN672C
 open == high
 0 ohm == low

Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

GSI

04 FPGA-4 LOGIC

Design: K:\GSL\CHRADES\TRBV07\FR63.DSN
 Modified: Wednesday, July 08, 2015
 Designer: J. Deschner









Size: A2
 Layer: 3. Analoges
 Page: 13/22

VIO=2.5V


VIO=2.5V

VIO=2.5V (or 1.8V)

SOLDER PADS SHOULD BE IN PLUGGED VIAS



Please code the FPGA number here: UFE3-150EA-8FN672C
 open == high
 0 ohm == low










Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

GSI

04 FPGA-4 LOGIC

Design: K:\GSL\CHRADES\TRBV07\FR625.DSN
 Modified: Wednesday, July 08, 2011
 Designer: J. Deschner

Size: A2
 Layer: 3. Analoges
 Page: 14 / 22




GSI Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de









04_FPGA1-4_POWER_CONF

Design: K:\GSI\OBJ\HADEST\TRBV3\TRBV3.DSN
 Modified: Wednesday, July 06, 2011
 Designer: <Designer>

Size: A3
 Page: 15/ 22
 Layouter: <Layouter>



Place LED close to FPGA










GSI
 Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

04_FPGA1-4_POWER_CONF

Design: K:\GSI\OBJ\HADEST\TRBV3\TRBV3.DSN
 Modified: Wednesday, July 06, 2011
 Designer: <Designer>

Size: A3
 Page: 16 / 22
 Layouter: <Layouter>











GSI Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

04_FPGA1-4_POWER_CONF

Design: K:\GSI\OBJ\HADEST\TRBV3\TRBV3.DSN
 Modified: Wednesday, July 06, 2011
 Designer: <Designer>

Size: A3
 Page: 17 / 22
 Layouter: <Layouter>



GSI Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

04_FPGA1-4_POWER_CONF

Design: K:\GSI\OBJ\HADEST\TRBV3\TRBV3.DSN
 Modified: Wednesday, July 06, 2011
 Designer: <Designer>

Size: A3
 Page: 18 / 22
 Layouter: <Layouter>

