



Even numbers: positive
 Odd numbers: negative



ADO_LV[61..0] >>

QSE-040-01

ADO_TTL[46..0] >>



goes to FPGA
 global clock input

FROM_TRB_TO_ADDON_CLK
 FROM_TRB_TO_ADDON_CLKb
 driven from TRB clock-chip

QSE-040-01

JTAG interface:
 (seen from TRB)
 TDI - TDO from FPGA on TRB (FS_PE0 high Z)
 TMS - FS_PE1
 TCK - FS_PE2
 TDO - FS_PE4

<< FS_PE[17..0]


FS_PE16 (SCL) and FS_PE17 (SDA)
 used to control ispPAC-POWER chip

FS_PE12 - FS_PE15 connected to
 IN1 - IN4 in ispPAC-POWER chip
 general purpose inputs

FS_PE11 - temperature control

Title			01_CONNECTORS		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	1	of	25

All diff signal paths should have
50 Ohm impedance and matched length




SFP1_MOD[2..0] >>>
 SFP2_MOD[2..0] >>>
 SFP3_MOD[2..0] >>>
 SFP4_MOD[2..0] >>>
 SFP5_MOD[2..0] >>>
 SFP6_MOD[2..0] >>>
 SFP11_MOD[2..0] >>>
 SFP12_MOD[2..0] >>>
 Gbit_SFP_MOD[2..0] >>>


LFVTTT BANK
 LFVTTT BANK





LEFT_CENTER BANK 1		
SFP1_MOD0	F20	PT23A/D15/MPL_DATA15
SFP1_MOD1	E20	PT23B/A21/MPL_BURST
SFP1_MOD2	K18	PT23C/DP1/MPL_PAR1
SFP2_MOD0	J18	PT23D/D14/MPL_DATA14
SFP2_MOD1	F19	PT24A/MPL_TA
SFP2_MOD2	E19	PT24B/A18/MPL_TSIZ0
SFP3_MOD0	G20	PT24C/A20/MPL_BDIP
SFP3_MOD1	H20	PT24D/A19/MPL_TSIZ1
SFP3_MOD2	D19	PT25A/A17/MPL_ADDR31
SFP4_MOD0	D20	PT25B/A15/MPL_ADDR29
SFP4_MOD1	G19	PT25C/D13/MPL_DATA13
SFP4_MOD2	H19	PT25D/A16/MPL_ADDR30
SFP5_MOD0	C19	PT27A/A14/MPL_ADDR28
SFP5_MOD1	C20	PT27B/A13/MPL_ADDR27
SFP5_MOD2	E18	PT27C/D12/MPL_DATA12
SFP6_MOD0	E17	PT27D/D11/MPL_DATA11
SFP6_MOD1	B20	PT28A/A12/MPL_ADDR26
SFP6_MOD2	B19	PT28B/A11/MPL_ADDR25
SFP11_MOD0	D18	PT29A/A10/MPL_ADDR24
SFP11_MOD1	C18	PT29B/A9/MPL_ADDR23
SFP11_MOD2	K17	PT31A/A8/MPL_ADDR22
SFP12_MOD0	J17	PT31B/A7/MPL_ADDR21
SFP12_MOD1	L20	PT31C/VREF1_1
SFP12_MOD2	A20	PT32A/A6/MPL_ADDR20
Gbit_SFP_MOD0	A19	PT32B/A5/MPL_ADDR19
Gbit_SFP_MOD1	H18	PT32C/D26/PCLKT1_5/MPL_DATA26
Gbit_SFP_MOD2	H17	PT32D/D25/PCLKC1_5/MPL_DATA25
	B18	PT33A/A4/MPL_ADDR18
	B17	PT33B/A3/MPL_ADDR17
	G17	PT33C/A2/MPL_ADDR16
	F17	PT33D/A1/MPL_ADDR15
TX_FAULT1	A18	PT35A/A0/MPL_ADDR14
TX_DIS1	A17	PT35B/MPL_RETRY
TX_FAULT2	L17	PT35C/D24/PCLKT1_4/MPL_DATA24
SFP_LOS1	A15	PT37A/PCLKT1_0/MPL_CLK
TX_DIS2	L16	PT37B/PCLKC1_0
TX_FAULT3	B15	PT37C/DP2/MPL_PAR2
SFP_LOS2	B16	PT38A/MPL_TA
TX_DIS3	L16	PT38B/DP0/MPL_PAR0
TX_FAULT4	F16	PT38C/BUSY/RCLK
SFP_LOS3	G16	PT38D/MCA_DONE_OUT
TX_DIS4	A13	PT39A/MCA_CLK_P1_IN
TX_FAULT5	A14	PT39B/MCA_CLK_P2_OUT
SFP_LOS4	H16	PT39C/D22/PCLKT1_1/MPL_DATA22
TX_DIS5	H15	PT39D/D21/PCLKC1_1/MPL_DATA21
TX_FAULT6	K16	PT41A/MCA_CLK_P1_IN
SFP_LOS5	J16	PT41B/MCA_CLK_P1_OUT
TX_DIS6	D15	PT42A/MCA_DONE_IN
TX_FAULT7	C15	PT42B/DOUT
SFP_LOS6	L13	PT42D/VREF2_1
TX_DIS7	B13	PT43A/QOUTCEON
TX_FAULT8	B14	PT43B/D0/MPL_DATA0
SFP_LOS7	C14	PT45A/D1/MPL_DATA1
TX_DIS8	C13	PT45B/D2/MPL_DATA2
TX_FAULT9	E16	PT45C/D3/MPL_DATA3
SFP_LOS8	E15	PT45D/D4/MPL_DATA4
TX_DIS9	D14	PT46A/D5/MPL_DATA5
TX_FAULT10	D13	PT46B/D6/MPL_DATA6
SFP_LOS9	G14	PT46C/D7/MPL_DATA7
TX_DIS10	H14	PT46D/WRN/MPL_WR_N
TX_FAULT11	F14	PT47A/RDN/MPL_STRB_N
SFP_LOS10	F14	PT47B/CS0N/MPL_CS0N
TX_DIS11	G13	PT47C/D10/MPL_DATA10
TX_FAULT12	H13	PT47D/D9/MPL_DATA9
SFP_LOS11	F13	PT49A/CS1/MPL_CS1
TX_DIS12	E13	PT49B/D8/MPL_DATA8
Gbit_TX_DIS	K15	PT49C/LDCN
Gbit_SFP_LOS	J15	PT49D/HDC

LFVTTT BANK
 LFVTTT BANK




JTAG interface:
 (seen from TRB)
 TDI - TDO from FPGA on TRB (FS_PE0 high Z)
 TMS - FS_PE1
 TCK - FS_PE2
 TDO - FS_PE4






Title			04_BANKS_2_3_6_7		
Size	Document Number	Rev			
A3	<Doc>	<RevC>			
Date:	Friday, May 04, 2007	Sheet	4	of	25




LVTTTL BANK

LFSC1E




LFSCM3GA25EP1-5FFN1020C

S1_Gbit_SFP_MOD[2..0] >>>
 S2_Gbit_SFP_MOD[2..0] >>>
 S3_Gbit_SFP_MOD[2..0] >>>




LVTTTL BANK

LFSC1D





LFSCM3GA25EP1-5FFN1020C

SFP7_MOD[2..0] >>>
 SFP8_MOD[2..0] >>>
 SFP9_MOD[2..0] >>>
 SFP10_MOD[2..0] >>>




Title			05_BANKS_4_5		
Size	Document Number	Rev			
A3	<Doc>	<RevC>			
Date:	Friday, May 04, 2007	Sheet	5	of	25




Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.

+1.2V supply voltage for: core and SERDES



Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.

+2.5V supply voltage for: bank2, bank3, bank6 and bank7





Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.

+3.3V supply voltage for: bank1, bank4 and bank5






Title			06_POWER_SOURCE		
Size	Document Number	Rev			
A3	<Doc>	<RevC			
Date:	Tuesday, May 08, 2007	Sheet	6	of	25

Analog supply for SERDES - TN1114 p. 2







LFSCM3GA25EP1-5FFN1020C






LFSCM3GA25EP1-5FFN1020C






LFSCM3GA25EP1-5FFN1020C







Title			09_CLOCKING		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	9	of	25




MODDEF0 is grounded by module when inserted



Pin 7 - leave not connected



Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	10	of	25



Don't use these resistors for SFPs!


place close to pins

Pin 7 - leave not connected


Place caps and inds very close to pins VCC_T and VCC_R

MODDEF0 is grounded by module when inserted

Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	11	of	25



Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	12	of	25






Place caps and inds very close to pins VCC_T and VCC_R


Don't use these resistors for SFPs!
place close to pins

MODDEF0 is grounded by module when inserted


Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	13	of	25






MODDEF0 is grounded by module when inserted





Pin 7 - leave not connected




Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	14	of	25




MODDEF0 is grounded by module when inserted




Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	15	of	25




Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	16	of	25




Title			SFP		
Size	Document Number				Rev
A4	<Doc>				<RevCo
Date:	Friday, May 04, 2007	Sheet	17	of	25




Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	18	of	25






Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	19	of	25





Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	20	of	25




Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	21	of	25




MODDEF0 is grounded by module when inserted




Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	22	of	25



Title			SFP		
Size	Document Number				Rev
A4	<Doc>				<RevCo
Date:	Friday, May 04, 2007	Sheet	23	of	25



Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	24	of	25



Don't use these resistors for SFPs!
 place close to pins

MODDEF0 is grounded by module when inserted

Title			SFP		
Size	Document Number	Rev			
A4	<Doc>	<RevCo			
Date:	Friday, May 04, 2007	Sheet	25	of	25