










Peter, please make each next START diff. lines 0.5cm longer then the former ones. e.g. if A_START and A_STARTb have 35 mm then B_START and B_STARTb should have 40mm







Title		
HadesTRB2 - VIRTEX B		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, December 19, 2006	Sheet 4 of 22






DSP control - banks 2, 7, 11




Place the termination network and RJ45 connector close to the BCM5221





BS3	BS2	BS1	BS0	
-	0	0	1	NOR Flash
-	0	0	1	Network RX only
-	0	1	0	Network RX/TX
-	0	1	1	NAND Flash
-	1	0	0	Serial
-	1	0	1	Master boot
-	1	1	0	Slave boot
-	1	1	1	No boot
0	-	-	-	Ethernet Half-Duplex
1	-	-	-	Ethernet Full-Duplex







Title		
HadesTRB2 - FLASH MEMORY		
Size	Document Number	Rev
A4	<Doc>	<RevC>
Date:	Tuesday, December 19, 2006	Sheet 10 of 22






SHARC I/O is 3.3V compliant







Routing:
 order should be: DAT0, DAT1, CLK, DAT2, DAT3,
 no via in between those signals,
 only 45° turns (no 90°),
 length should be matched for one direction and one port
 (they are full duplex)
 Peter, please read EE-179 System Design Guidelines.




DS - drive strength
 default 101





SCLKRAT[2..0]	ratio (CCLK=ratio * SCLK)	CCLK = 600 MHz	CCLK = 500 MHz
0 0 0 (default)	4		
0 1 0	6		



Title		
HadesTRB2 - SHARC SUPPLY		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, November 07, 2006	Sheet 13 of 22



V TERM CML
place close to pins




this voltage divider results in 2.01 Volts which is the correct value for CML logic


place C109, L1, C110 and L14 close to pins VDDA_1 and VDDA_2

Place caps and inds very close to pins VCC_I and VCC_R

MODDEF0 is grounded by module when inserted

Title		
HadesTRB2 - SERDES		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, November 07, 2006	Sheet 14 of 22





Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.

+3.3V supply voltage for: ETRAX, VIRTEX, FLASH, SERDES, PHY, SDRAM, CLOCK, TDC, TEMPSENS

Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.

+1.5V supply voltage for: ETRAX FS
Current: 200mA Typical, 950mA maximum

Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.

+2.5V supply voltage for: VIRTEX, SHARC, TRIGGER, SERDES, PHY, TDCFOUT, TDCLOCK, LDOETRAX, LDOSHARC

Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.

+1.2V supply voltage for: VIRTEX

+1.5V internal DRAM supply voltage for SHARC (500MHz)
Typical 0.25A, max 0.4A
maybe a small heat sink?
For 600 MHz change 1.58k resistor for 2.37k to get 1.6V from LDO









Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 1 using dedicated PCB traces.


+1.05V Vdd supply voltage for SHARC (500MHz)
For 600 MHz change 29.4k resistor for 17.4k to get 1.2V from DCDC converter

generates a DC from a digital output assuming open collector or output


+1.8V supply voltage for: FLASH MEMORY
50mA max current, so no heat sink needed!


Title		
HadesTRB2 - POWER		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, December 19, 2006	Sheet 17 of 22





Title			TDC		
Size	A3	Document Number	<Doc>		
Date:	Tuesday, December 19, 2006		Sheet	19	of 22





Title		TDC	
Size	A3	Document Number	<Doc>
Date:	Tuesday, December 19, 2006	Sheet	21 of 22

