Implementation of a High Resolution Time-to-Digital Converter on a Field Programmable Gate Array

Cahit Uğur¹, Eugen Bayer², Nikolaus Kurz³, Michael Traxler³

¹ Helmholtz-Institut Mainz, Johannes Gutenberg-Universität, Mainz, Germany; ² Department for Digital Electronics, University Kassel, Kassel, Germany; ³ GSI Helmholtz Centre for Heavy Ion Research, Darmstadt, Germany;









Architecture of TDC • LUTs are programmed as Full Adders • Hit signal starts the propagation along the delay line CLK System clock samples the state of the delay line Encoder is used to convert the result to binary number Write • Results are saved in memory (FIFO) 256 with a time stamp from coarse Architecture of a TDC channel counter with 5 ns granularity Co[N-2] Co[2] FA FA FA Delay line created by a chain of Full Adders J. Song et al., A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays, IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006.

Effects of FPGA Architecture

Large propagation delays between the PFUs cause ultra wide bins (UWB)





Non-uniform routing between some LUTs cause some wider and empty bins





Routing architecture causes non-uniform bin pattern, which cannot be avoided





Test Results

Time difference single transitio

Test Setup

- Lattice ECP2M50E FPGA with 50K LUT is used for tests
- 16 channels are implemented in the FPGA
- System runs at 200 MHz
- Measurement results for 1 clock cycle (5 ns) are presented





• Fixed time interval created by using different cable length





Average bin width ~10 ps

Resource consumption 20 000 LUTs

Max bin width 30 ns

Mean Time Measurements



Shift of mean for different time intervals



Important Parameters

16 Channels

Time resolution ~11 ps RMS

Max conversion time 45 ns

Dead time 30 ns

Wave Union Launcher



New Development



- 256 channels on board (planned)
- ~11 *ps* RMS time resolution
- Different front end electronics possible with addon boards





- · Readout on board
- Will be used for Hades, PANDA, CBM, etc.
- Compared to TRBv2 with ASIC-HPTDC from CERN, 3 times higher resolution for 1/3 of the cost per channel

TDC Readout Board (TRBv3) Photo by Gaby Otto, GSI Darmstadt, 29.09.2011

50. International Winter Meeting on Nuclear Physics, Bormio (Italy) 23-27 January 2012



Contact

Cahit Ugur

Helmholtz-Institut Mainz Johannes Gutenberg-Universität

D-55099 Mainz / Germany