

The New Trigger and Data Acquisition System of HADES


19.03.2012

The HADES Experiment
Reasons for an Upgrade: Au+Au
The New Electronics & DAQ Network
A Few Details & Features
Synergies with Other Experiments

Jan Michel for the HADES collaboration


Goethe-University Frankfurt, Institute for Nuclear Physics

The HADES Detector



High Acceptance DiElectron Spectrometer


30,000 TDC channels
50,000 ADC channels
Operational since 2001



Experiments & Datarates


2002	C + C	2 GeV/u
2004	C + C	1 GeV/u
2004	p + p	2.2 GeV
2005	Ar + KCl	1.75 GeV/u
2006	p + p	1.25 GeV
2007	p + p	3.5 GeV
	d + p	1.25 GeV/u
2008	p + Nb	3.5 GeV

- The HADES electronics was already 10 years old
- Data for Ar+KCl was taken at 3 kHz event rate
 - For Au+Au 0.7 kHz were to be expected (limited by data rate)





HK 7.2, 16.1, 16.2,
16.3, 21.9 ...

Experiments & Datarates



- Goal: Heavier Systems, Higher Statistics, Higher Granularity
 - Event rate up to 50 kHz (pp), 20 kHz (AuAu)
 - Data rate up to 500 Mbyte/s (peak), 300 Mbyte/s (avg)
 - Replacement of most read-out electronics

M. Lorenz



Detector Upgrade


New plane of drift chambers



Resistive Plate Chambers (tRPC) for higher granularity time-of-flight in forward direction




Forward Hodoscope - fragment & reaction plane measurement



The DAQ Upgrade



- **High Data Volume**
 - > 300 MByte/s
- **High trigger rate**
 - > 50 kHz
 - Keep trigger-busy-release architecture
 - Low latency required
- **Simple Maintenance**
 - Common implementation of all sub-systems
 - Using the same functional blocks in all devices
- **Hardware**
 - FPGA, optical links
 - Custom network protocol within the detector
 - Off-the-shelf components for other parts

Read-out System




Data Transport & Event Building


- Data from front-ends is collected in 30 data mergers & forwarded via GbE
- Standard GbE-Infrastructure does the routing to 4 servers / 16 event building processes
- Servers:
 - 12 - 32 cores
 - 64 - 128 GB RAM
 - 24 HDD
- Storage:
 - Short term on 180 TB local disks
 - Long term on Lustre / Tape




DAQ Network




Hardware (excerpt)




RICH ADCM
ECP2/M-100
16 ch. 12 Bit 40MSPS
ADC
(w/ FEE)



MDC-Hub
5x ECP2/M-100
32x FOT (250MBit)






Shower-AddOn:
3x ECP2/M-50
96 ch. 10 Bit 20 MSPS ADC



Hub
2x ECP2/M-100
20x SFP (3.1GBit)


MDC Electronics

- 30,000 sensor wires
- 500 ps TDC time resolution
- 200 MByte/s
- constraint space for electronics




MDC Readout

- Old read-out
 - RS-485 based
 - daisy-chaining of 2 Motherboards
 - big flat-cables






372 boards for all
24 MDC chambers




MDC Readout

- Lattice ECP2M-20 configures, controls and read data from FEE boards
- Regulators for all supply voltages
- All voltages are monitored
- 2 ROMs for different FPGA designs
- Temperature sensor
- 250 Mbit/s optical transceiver




372 boards for all MDC chambers



MDC Readout


372x



12x

MDC Data Concentrator

- Data from 2 chambers is combined and sent to servers
- 32x 250 Mbit/s
- 1x 2 Gbit/s TrbNet
- 1x Gigabit Ethernet
- 5x Lattice ECP2M100




TrbNet (Trigger, Control) ←

→ Ethernet (server farm)



Fully Assembled

“Start” diamond detector
with pre-amps
(J. Pietraszko, HK 27.7)

Backside of the Detector



RICH detector electronics



DAQ in numbers

Electronics

- 520 digital PCB with FPGA
- **4,500 PCB** in total
- 1,500 ADC channels
(multiplexed from 50,000 signals)
- **30,000 TDC channels**
- 100 kHz trigger rate
- 250 MByte/s (avg.), 400 MByte/s (peak) written to disk

Data transport

- **550 FPGAs**
- 1050 optical transceivers (SFP & FOT)
- **7,000 m optical fibre** (glass-fibre & POF)
- 800 m 1-wire & CAN bus
- 32 Ethernet switches
- 15 Gbit/s uplink to Eventbuilders
- 10 Gbit/s uplink to storage (Lustre / Tape)

DAQ Power Supply


- > 4,000 voltage regulators
- 9 power supplies
- 5.5 kW total power (FEE only)

Server farm

- 160 TB hard disks
- 44 CPU cores
- **100 TB storage / week**


The HADES DAQ Upgrade

The DAQ Network




DAQ Network

- TrbNet
- Ethernet
- diff. signals



The Network Endpoint

All main functions
encapsulated in a
reusable block




DAQ Network

Diverse Systems
but high reus-
ability factor
for code


All Front-end boards
use identical code -
only the control
logic for FEE differs

>95% identical code
due to same
hardware building-
blocks




Versatile On-line Monitoring Features


Event Rate (20ms binning)



Accelerator Spill Structure (10 μ s binning)



Temperature Monitoring




Automatic Checks for Vital Parameters

Tactical Overview					
Main	Wall Clock	16:47:01	Current Rate	35836	
	TrbNet	OK	Timeouts on 0 boards	Busy Boards	0
DAQ	Spill Sum	214k (6s)	Trigger Source	100kHz	
	Disk Level	94%	Max CPU	78%	
Trig	#EB running	act: 8/8 (te)	Δ Rate EB-CTS	85 (0%)	
	OEP present	372 / 372	MBO Locked	Temperature	59/66/57/55
Srv	MDC system	OK	RICH system	OK	
	Rich APVs	OK	TOF system	OK	
EB	#Ext Discarded	1	Link Errors	0 Errors	
	Voltages	22 errors	errbits		
MDC	RPC system	OK	ShFW/SW/CTS	OK	
	Trg. Inputs	0 errors	Trigger	0 Errors	
Endp	Trg. Inputs	0 errors	Trigger	0 Errors	
	Trg. Inputs	0 errors	Trigger	0 Errors	
Fee	Trg. Inputs	0 errors	Trigger	0 Errors	
	Trg. Inputs	0 errors	Trigger	0 Errors	
Other	Trg. Inputs	0 errors	Trigger	0 Errors	
	Trg. Inputs	0 errors	Trigger	0 Errors	
Magnet	Trg. Inputs	0 errors	Trigger	0 Errors	
	Trg. Inputs	0 errors	Trigger	0 Errors	

One-click documentation / guide for operator

“Slow”-control: Features

- How to upgrade firmware in ~400 FPGA distributed all over the detector?
 - Connect flash ROMs to logic in FPGA
 - One command in software framework
 - 30s to programm + 60s to verify (full system, ~500 MByte !)
- Failsafe?
 - Dual-boot with “golden image”



```
> trbflash program 0xfffd bit/mdcoep_20120307a.bit
Found 372 Endpoint(s) of group MDC_OEP_V3
NAME: mdcoep_20120307a.bit
DATE: Wed Mar 7 22:30:59 2012
```

```
Start programming ImageFile
'bit/mdcoep_20120307a.bit'
Programming Endpoint(s) @ Address 0xfffd
Symbols:
E: Erasing
P: Programming
@: Success
.: Skipped
```

```
Block: 0 1 2 3 4 5 6 7 8 9 A B C D E F
0      @ @ @ @ @ @ @ @ @ @ @ @ . . . .
1      . . . . . . . . . . . . . . @
```

Success

```
Verifying Endpoint(s) @ Address 0xfffd
Symbols:
```

```
V: Verifying
X: Failed (see logfile 'trbflash.log' for details)
@: Success
.: Skipped
```

```
Block: 0 1 2 3 4 5 6 7 8 9 A B C D E F
0      @ @ @ @ @ @ @ @ @ @ @ @ . . . .
1      . . . . . . . . . . . . . . @
```

Success

The Real Challenge



“The first step is to get a system working.
The real challenge is to keep it running.”

- Optical links are immune to noise...
 - ... but transceivers are not
 - Especially when operated 10 cm away from field wires (1.8 kV) and PMTs (1.4 kV)
- Dramatic increase in bit error rate from $< 10^{-15}$ (lab) to $> 10^{-11}$ (experiment)
 - 200 transmission errors (single bit errors) per minute





- Data check on link-level (80 bit packets, 8 bit CRC + control char.)
 - Automatic retransmission within $< 2 \mu\text{s}$
- Very succesful

(can even be used to track down problematic HV parts on TOF wall)




More Challenges?

- FPGAs tend to fail under harsh conditions
 - Radiation effects (e.g. SEU)
 - Voltage drops caused by FEE
- A single failing board should not stop DAQ
 - Automatic exclusion from DAQ system
 - FPGA design reloaded, reconfiguration of front-end
 - Short DAQ stop to re-synchronize all modules again



Experiments

- Several short beam-times in 2010 / 2011
 - Commissioning of DAQ & Detectors
 - Test of analysis software
- E.g. August 2011:
 - 4 days
 - 10^9 events recorded, 18 TB data



Target

15-fold segmented gold foils
1% interaction rate

Beam energy

1.25 AGeV

Beam intensity

2×10^8 ions/second

Event rate

10 kHz central events +
3 kHz peripheral

Data rate

200 MByte/s mean
350 MByte/s peak


The HADES DAQ Upgrade

An universal platform – also in use for other experiments


Application in Other Systems

➤ Many set-up possibilities using TrbNet-DAQ


- Read-out chains
- Stand-alone set-ups
- PC-based DAQ



- ↔ GbE Ethernet
- ↔ LVDS / TTL
- ↔ TrbNet optical link
- ↔ Front-end connection
- ↔ PCI Express v1.1




- RPC-PET (Univ. Coimbra)
- CBM-MVD (Univ. Frankfurt)
- ... and many more



New Developments

➤ TRB3

- Multi-purpose FPGA platform
- Extension via AddOn-Boards
- 200 I/O per FPGA
- Up to 32 x 3.2 GBit/s
- Stand-alone operation possible*
- Full control via GbE




* under development

➤ In cooperation with




- PANDA-DIRC (GSI / Univ. Mainz)
- PANDA-STT (Univ. Krakow)
- And others



Main New Application: TDC

- TDC designed inside FPGAs
 - Using carry chain delays for time measurement
 - Resolution < 15 ps
 - 256 channel / board



Implementation of a High Resolution Time-to-Digital Converter on a Field Programmable Gate Array

Cahit Uğur¹, Eugen Bayer², Nikolaus Kurz², Michael Träder³
¹ Helmholtz-Institut Mainz, Johannes Gutenberg-Universität, Mainz, Germany; ² Department for Digital Electronics, University Kassel, Kassel, Germany; ³ GSI Helmholtz Centre for Heavy Ion Research, Darmstadt, Germany.

Motivation

- To have high channel density, high resolution, low power, lower costs.
- To replace ASIC based TDCs.
- To provide easy flexibility to new designs and provide solutions for different requirements.
- To provide different measurement capabilities (e.g. different resolution, range, etc.).
- To use in different experiments, e.g. FAIR, FAIR2, FAIR3, etc.

Method Used

- A delay line composed of 16 delay elements is used.
- Each delay element has a propagation delay of 1 ns.
- Required delay elements: 16 (measurement range: 1 ns).
- The propagation delay is the rising edge of the 16-bit signal.
- The duration of the delay line is sampled with the 16-bit signal.
- Measurement range: 1 ns.
- Very short conversion time.

Implementation

- Standard programmable elements of an FPGA, Look-Up Table (LUT), are used in delay elements.
- LUTs and the dedicated carry chain are the 16-bit delay line.
- LUTs and the dedicated carry chain are the 16-bit delay line.
- LUTs and the dedicated carry chain are the 16-bit delay line.
- LUTs and the dedicated carry chain are the 16-bit delay line.

Architecture of TDC

- LUTs are programmed as full adders.
- 16 digital inputs are connected along the delay line.
- The delay line samples the data of the delay line.
- The delay line samples the data of the delay line.
- The delay line samples the data of the delay line.

Effects of FPGA Architecture

The resolution of the TDC highly depends on the architecture of the FPGA. The resolution of the TDC highly depends on the architecture of the FPGA. The resolution of the TDC highly depends on the architecture of the FPGA.

Test Results

Time Interval Measurements

Time resolution with 16 channels: 10.24 ps (RMS)

Mean Time Measurements

Time resolution with 16 channels: 10.24 ps (RMS)

Important Parameters

Average size width: 10.24 ps (RMS)

Non-Linearity Measurements

Time resolution with 16 channels: 10.24 ps (RMS)

Wave Union Launcher

- LUTs with 16-bit delay resolution.
- LUTs with 16-bit delay resolution.
- LUTs with 16-bit delay resolution.
- LUTs with 16-bit delay resolution.


New Development

- LUTs with 16-bit delay resolution.
- LUTs with 16-bit delay resolution.
- LUTs with 16-bit delay resolution.
- LUTs with 16-bit delay resolution.

→ See poster C. Ugur - HK 53.10

Summary

- **New detectors** were added to the HADES set-up
- The Data Acquisition System was completely rebuilt
- **Commissioning** Beamtimes were conducted in **2010/11**
- Successful data taking at **20 kHz** event rate and **400 Mbyte/s** data rate for **Au-Au @ 1.1 AGeV**
- The TrbNet concept is a **versatile** read-out system
- Electronics & Network System in use by several **other experiments**



The new HADES DAQ was commissioned, **design goals have been reached.**

Several other experiments profit from our developments.


We are looking forward to a **production beam-time** starting next week...

The New Trigger and Data Acquisition System of HADES

J. Michel for the HADES Collaboration

Institut für Kernphysik, Goethe-Universität, Frankfurt

j.michel@gsi.de



The HADES Collaboration



The HADES DAQ Upgrade

The answer to life, the universe, and everything else...




The HADES DAQ Upgrade

... is not part of these slides. Anyways, here is the backup stuff

Electronics: Overview




- All boards are based on common building blocks
 - FPGA, optical link
- Only difference: front-end dependent, analog part

Network Infrastructure




>95% identical code

Front-end Boards




Network Infrastructure

- Very different types of data are transported on one data link
 - Low latency ($< 5 \mu\text{s}$), small sized trigger information
 - Long event data streams (up to 40 kByte / event / frontend)
 - Low priority slow control ($> 1 \text{ MB/s}$)
- Switching between channels within 100 ns (2Gbit/s) / 500 ns (250 Mbit/s)




Central Trigger System


- Controls the complete read-out
- Generates trigger information
- 4 Optical links (TrbNet, Gigabit Ethernet)
- 2 FPGA
 - Lattice ECP2M for read-out control
 - High-speed Lattice SCM for trigger generation
- 64 inputs sampled with > 800 Mhz
- Complex trigger conditions
 - e.g. “hit in inner start detector but not in veto detector and at least 30 particles in time-of-flight wall”
- LVDS / PECL trigger outputs




Event Rate Histogram




Beam Quality Monitor



Detector Deadtime




Temperature Monitoring





Possible Network Setups

e.g. CBM-MVD
prototype
(Univ. Frankfurt)

e.g. RPC-PET
Univ. Coimbra



- GbE Ethernet
- LVDS / TTL
- TrbNet optical link
- Front-end connection
- PCI Express v1.1



Slow Control

- **Addresses are assigned (DHCP-like)**
 - Boards are identified by unique-ID chip
- **Standardized status & control registers**
 - One command to set all boards in the same state
 - Easy to get overview of network situation
- **Internal Data bus**
 - 32 bit data / 16 bit addresses
 - Single register access
 - block transfer
 - Can be split in an arbitrary number of sub-spaces
- **I/O modules like SPI, I2C, 1-wire**
 - Voltage monitoring
 - Temperature
 - Flash ROM programming
- **C-Library gives access from any PC**