


The General Purpose Trigger and Readout Board (TRB)

A step towards a FAIR DAQ

I. Fröhlich, M. Traxler, M. Kajetanowicz, K. Korcyl, W. Krzemien, M. Palka,
P. Salabura, C. Schrader, H. Ströbele, J. Stroth, P. Skott, A. Tarantola, R. Trebacz



Motivation I



- HADES is using a 2-level trigger system
- Level1: Multiplicity trigger
 - Trigger signal has to be fast
- Level2: Online search for lepton candidates
- Rates and downscaling for light systems (C+C):


	<i>max. LVL1</i>	<i>max. LVL2</i>	<i>LVL2 Trigger downscaling factor</i>
pulsar rate	17kHz	4–5kHz	10–20
in beam	8kHz	1 kHz	10–20

- Goal: 20kHz in beam also for heavier systems (FAIR-HADES @ 8AGeV)
- HADES upgrade ongoing [1]
 - Includes detector upgrade (e.g. RPC, ForwardWall)




TRB v1.0

Readout for RPC




- 128 channel TDC based on **HPTDC** [2]
- On-board DAQ functionality via **ETRAX** (Linux single chip computer) [3]
- 100MBit interface
- Access to **old** HADES LVL1 & LVL2 bus
- Successfully integrated into HADES DAQ
- But only readout functionality



[1] M. Traxler , D. Gil, M. Kajetanowicz, K. Korcyl, M. Palka, P. Salabura, P. Skott, R. Trebacz: GSI Report 2006
[2] HPTDC, Jorgen Christiansen, Digital Microelectronics Group, CERN
[3] www.axis.com



Motivation II




- TRBv1 shows that concept is working
- But needed:
 - Replacement of the old flat bus cable
 - no link control, no monitoring
 - Optical cable (2GBit) + LVDS connection + ...
 - DSP & bigger FPGA needed for online trigger algorithms
 - Individual add-on modules
 - e.g. MDC, RICH -> No TDCs
- Boundary conditions:
 - System has to run End 2008



Central Trigger System (CTS)

TRB and HADES



Trigger Sources

TRBNet

VULOM3

GP-AddOn

TRBv2

ATCA compute node

Optical Network

TRBNet

Readout-VME-CPU

TRB



TRBNet

Frontend Readout

Detector Trigger System (DTS)




TRBv2






More Features




- TRBv2
- Engineering run „2a“
- Testing ongoing since Jan07
- AddOns (so far)
 - „general purpose“: IO signals
 - MDC-V1
- Updated version „2b“ ordered






Our Ideas



- TRB-Collaboration
 - GSI-EE: Long-term support, infrastructure, knowledge base
 - Universities: Manpower (phd-students), sub-project leading (concept, ideas)
 - Integration of detectors (real environment)
- HADES-DAQ „next generation“
- Test for a distributed trigger system
 - Units -> System
 - IPU's -> „virtual“ Algorithms, shared resources
 - Private communication -> homogenous network (TRBNet)




TRBNet Requirements



- Low latency (1-2 μ s in total)
- Trigger submission -> No data loss
- Any medium (Optical/polymer fibre, LVDS for VME-integration, AddOn)
- Support for any FPGA (Virtex4, LatticeSC)
- Adaptable (e.g. buffer size vs. FPGA resources)
- Busy-Logic included -> Several „channels“ are needed




Goals and Milestones



- MDC-Addon
 - V1: Replacement of the readout chain
 - Currently implemented by A. Tarantola -> approx. 1y
 - V2: New communication cables
 - Polymer-optical-fibre? LVDS? -> will be started soon
- Shower-AddOn
 - M. Kajetanowicz
- RICH-AddOn
 - M. Böhmer (Munich) -> 2007 – mid2008
- Time-of-Flight (TOF): 2 possible roads
 - TRBv2 with TDCs
 - Using VME-based CPU + LVDS links
 - (Summer 2007)



Connection to FAIR / Conclusion



- A complete new trigger system:
 - our „playground“
- TRBv2 will be used for PANDA-MDC
 - Testing of PANDA-compute node (W. Kühn)
 - Online tracking (HADES -> PANDA)
- Testing of Mimosa Readout
 - C. Schrader, since Jan07
- Testing of streaming (=triggerless readout)
 - Behaviour, bottlenecks etc...
- ...
- Reports (caveats, problems, conclusions, progress) are important for new projects