HadesDaqSlowControlGroup Please change this topic to add new members in the HadesDaqSlowControlGroup: These are the members of HadesDaqSlowControlGroup: * Set ...
HadesMagnetGroup * Set GROUP = MichaelTraxler, WolfgangKoenig * Set ALLOWTOPICCHANGE = HadesMagnetGroup Related topics: , WikiGroups, .AccessControl Main.Si...
HadesTechBoardGroup * Set GROUP = JerzyPietraszko, MichaelTraxler * Set ALLOWTOPICCHANGE = HadesTechBoardGroup Related topics: , WikiGroups, .AccessControl ...
List of Foswiki users Below is a list of users with accounts. If you want to edit topics or see protected areas of the site then you can get added to the list by ...
CAEN TDC/ADC 32 channels Current (15.04.2005) firmware version 4.06 Way to find out version: E7_25:tof1:/hades/usr/hades/aug04/slow $ rw_16 r 50001000 read: 000...
DTU in VHDL from Tiago For debugging of the DTU check the DtuDebugRegisters page. RPC DTU debug registers LVL1 DTU_DEBUG_11 DTU_DEBUG_12 DTU_DEBUG_13 = x"00...
Michael Bhmer realized that the DTU/CTU Lattice Desgin, which handles the VME bus, was not working correctly, which only occured when using the Concurrent VME CPU...
DAQ Upgrade This document gives an overview of why and how we want to upgrade our HADES DAQ/Trigger System. The upgrade at a glance : ) . Motivation for an Upgr...
List of patches compiled by Marcin on 06.05.2005 Error list in order of tracing them: 1 RESET is output from ETRAX 1 MRESET is input to ETRAX (place manual ...
Table of contents: hadeb05 Due to JUMBO frames hadeb05 can stop receiving DHCP discovers from TRBs. Solution: * ifconfig eth0 down * modprobe r sk98lin;...
Main.KrzysztofKorcyl 19 Sep 2005 RPC board CALIBRATION Calibration, according to NASA definition, is the process of collecting instrument characterization infor...
Giacomo, please put in here all the info you have about your Temp Sense project. Main.MichaelTraxler 19 Oct 2006 Here you will find the informations about the...
HADES I/O Box Introduction Based upon the HadCon2 multi I/O board, the DreamPlug Plug Computer, and the 1 wire based ADC board OwAdc a small, slim, multi ana...
HADES raw data format document is signed up to version 1.3 Purpose This document describes the raw data format of the HADES data acquisition system. All Rea...
Info about the Linux VME CPUs * LinuxVMECPUInstallation * List of Concurrent VME CPUs and their MAC addresses * AcromagModule Technical Documents * S...
The Concurrent VP32x/02x VME CPUs boot via PXE. To get this working you have to enable booting via PXE in the BIOS of the CPU. Additionally, one should enable the...
List of Concurrent VME CPUs and their MAC addresses DNS names are always: hadcXX, where XX is the number down in the table. No location means: At GSI on Michaels ...
I propose to use the following components: * SPFEIM100_G optical transceiver from Infineon (I ordered 30 of them 2007 01 29 ) * a 100 300Mbits/s SERDES. In...
Matching Unit issues * MatchingUnitAlgorithm (gives some prosa description of the MU algorithm, real docu is still the code trigger.c ) * MatchingUnitSetti...
What the MU does in words.... One comment about downscaling and triggered flag in the MU data These flags are not correlated. The MU always (for every event) det...
Hello, if you want to change the LVL2 Trigger settings do the following: go to one of the lxi machines (user hadaq): $ ssh hades@lxi016 then go to /u/hades/hades...
MT: again after reboot of r2f 35: Jan 28 19:09:45 r2f 35 ./daq_rdotrig 129 : HwTip on 18000000 not found Jan 28 19:09:45 r2f 35 ./daq_rdotrig 129 : Construction o...
Minutes of TRB Meeting 2005 05 31 Attendees: Wolfgang Koenig, Marcin Kajetanowicz, Ingo Frhlich, Michael Traxler, Piotr Salabura, Jerzy Pietraszko Topics: Sta...
The MU has the following features: * always readable register: offset 0x07000000 (0xd7000000) * if you can read from address offset 0x02004000 (0xd200...
Some thoughts about init/reset/start/stop In the original definition of the run control states it was well definied what transitions from state to state are possi...
The smoked TRB (Serial No. 5) is in repair. After removing the DC/DC converters (48V, 2,5V, 3.0V) there is no short circuit anymore and the ETRAX is working again...
Main.MichaelTraxler 22 Nov 2005 CPLD on board configuration The usage of CPLD is involved with SWITCH2 and also with register in FPGA. Vi this CPLD we can progra...
Connector A (JADDON1) With these connectors (JADDON1 and JADDON2) the Add on board communicates with the TRBv2 board: it receives trigger information and basicall...
This text is stolen from Michael Bhmer: http://www hades.gsi.de/daq/rc99/richel_page.html A summary of the HADES trigger codes On this page you can find a summar...
This is the curent TriggerHub cabling: We definitely need both hub symmetrical, since the UI uses the same template for both Main.MathiasMuench 29 Jan 2005 ...
VME info Main.MichaelTraxler 27 Jan 2006 * VME_Handbook_Pindefinition.pdf: Pins on the VME backplane * VME_Handbook_Interrupts.pdf: Interrupts * VME_...
VNC connection to hadesdaq and the problems For some unknown reasons the vnc connection (just the authentification) to hadesdaq is not working reliably. The follo...
This is a subscription service to be automatically notified by e mail when topics change in this DaqSlowControl web. This is a convenient service, so you do not h...