Overview The "normal" TrbNetEndPoint consists of up to 16 TrbNetIOBUF. Special endpoints for dedicated reasons have only a subset of TrbNetIOBUF in order to keep ...
Overview $ trbnet_full_endpoint.pdf : The hades_full_endpoint entity is the central part to connect to the network. Overview Short description of the ports ...
Connector A (JADDON1) With these connectors (JADDON1 and JADDON2) the Add on board communicates with the TRBv2 board: it receives trigger information and basicall...
HADES Trigger Distribution System DTU/CTU Manual from Eric * DTU_technical_manual.pdf: DTU / CTU manual * DTU_schematics.pdf: Schematics of DTU CTU/DTU i...
Installation and Testing of new MDC DAQ components * OEPBasicTests Testing OEPs and first time programming in Lab * InformationForOEPMounting Bookkeepin...
Matching Unit issues * MatchingUnitAlgorithm (gives some prosa description of the MU algorithm, real docu is still the code trigger.c ) * MatchingUnitSetti...
Info about the Linux VME CPUs * LinuxVMECPUInstallation * List of Concurrent VME CPUs and their MAC addresses * AcromagModule Technical Documents * S...
Level 1 trigger processing by VULOM3 board The old triggerbox has now been replaced by an FPGA module and can be remotely controlled by EPICS. Here is provided so...
New Trigger unit based on the universal logic module VULOM3 New Trigger unit based on the universal logic module (Jan Hofmann, GSI) Author: Wolfgang Koenig (load...
This is the curent TriggerHub cabling: We definitely need both hub symmetrical, since the UI uses the same template for both Main.MathiasMuench 29 Jan 2005 ...
Table of contents: The following programs are used to connect to a Hades database: * runinfo2ora.pl * tcl_to_ora runinfo2ora.pl Intro To simplify the pro...
DTU in VHDL from Tiago For debugging of the DTU check the DtuDebugRegisters page. RPC DTU debug registers LVL1 DTU_DEBUG_11 DTU_DEBUG_12 DTU_DEBUG_13 = x"00...
Michael Bhmer realized that the DTU/CTU Lattice Desgin, which handles the VME bus, was not working correctly, which only occured when using the Concurrent VME CPU...
VNC connection to hadesdaq and the problems For some unknown reasons the vnc connection (just the authentification) to hadesdaq is not working reliably. The follo...
This text is stolen from Michael Bhmer: http://www hades.gsi.de/daq/rc99/richel_page.html A summary of the HADES trigger codes On this page you can find a summar...
Table of contents: What we have to do.... 1 Ask for a public Wiki group (Hadespub ???) where we can store info for outside people. Nearly all hades pages are...
"Nice" version of DAQ System: List of files needed for starting DAQ on TRB: You have to log into the board and program FPGA: /home/hadaq/FPGA_jam_stapl.sh Log ...
1 RichAdjustThresholds 1 RichHitsObservation 1 Picture of crates and the corresponding RCs and PRCs * boehmer_diplom.pdf: Diploma Thesis of Michael Bhm...
Emergency Event Building Procedure for Jan05 * Switch to workspace "evtb". * There should be two terminal windows on host "lxhadesdaq", directory "/home/had...
MT: again after reboot of r2f 35: Jan 28 19:09:45 r2f 35 ./daq_rdotrig 129 : HwTip on 18000000 not found Jan 28 19:09:45 r2f 35 ./daq_rdotrig 129 : Construction o...
* spi_trbv2 diagram: Programming thresholds for RPC is slow, because the function read32_from_FPGA/write32_to_FPGA has to communicate with FPGA bit by bit. ...
spi_trbv2 The application to set the thresholds for TOF RPC from TRB. It needs the special file with configuration of thresholds(configFile). How To: Log in t...
To make TRB working: flashTool.tar: Tool to flash the image to TRB Content of README file: To flash this image: 1. set SW1 switch on the board to A, 2. ty...
List of Features and special codes for TRB * Using jam to program FPGAs * Programming the Flash on TRB * SPI to configure TDCs for TOF and RPC * Sourc...
To program FPGA via jam you should: 1. copy your file.stapl to: hadeb05.gsi.de:/var/diskless/etrax_fs or cerber.if.uj.edu.pl:/home/trebacz/axis_nfs_fs in Craco...
Network Addresses of MDC Motherboards/OEPs According to NetworkAddresses, all OEP get TrbNet addresses in the range between 0x2000 to 0x2FFF. The second hex digit...
Readout Setup v1 : AddOnv1 and other outdated information Rossendorf Dec07 discussion In Rossendorf we had a discussion about the MDC readout project. The Rossen...
This page tries to explain how to prepare server to handle trb version2. assumptions: 1. server has ethernet interface eth0 with IP: 192.168.0.1 1. trb has...
Main.AttilioTarantola 03 May 2009 Here follows the new data structure for MDC readout(OEPB). In the following picture (taken from Jan's talk, IKF Seminar 30.04.0...
Display Cornelius Kleiner and Christian Kern 22 Jul 2008 description The entity has 4 inputs and 3 outputs. Input Bits Function Output Bits Funktion ...
Main.AttilioTarantola 04 Jun 2009 Here one can find few dataword samples: Calibration: * out_cal_1_long: calibration data from 1 long Motherboard, all TDCs ena...
Main.AttilioTarantola 12 Dec 2008 Test conditions: the OEPB configures and acquires data continuosly from TDCs. FOT transmits and receives random data. Cali...
MDC Upgrade: Cooperation with Yanyu Wang Introduction In the HADES DAQ Upgrade project the MDC Upgrade is an essential part. The expected data rates for heavy ...
Main.AttilioTarantola 08 Jan 2009 For each OEPB we should monitor the following information: State Machines states (13 15 entities. 15 registers 8bits each). ...
MDC Upgrade: MDC Optical Endpoint Hardware test Here we collect the documents relative hardware measurement Chip's temperatures Main.AttilioTarantola and Ya...
Here we describe our various AddOn Cards for the TRBv2 HUB AddOn The TRB HUB servers as the trigger fanout module. It has 16 times a 2 GBit/s SFP. The SERDESes a...
List of patches compiled by Marcin on 06.05.2005 Error list in order of tracing them: 1 RESET is output from ETRAX 1 MRESET is input to ETRAX (place manual ...
Things we learned from Etrax_FS_Dev1 1 A Ceramic Capacitor (100V) on 48V is missing (100nF). 1 Take care of the LEDs. They are not correct on the ETRAX_FS_D...
AddOns The pictures shown are a sized down. Download the file from the table to see the high resolution version. Trb2 B Connect Temperature Sensor to FPGA: Via o...